What is claimed is:

1.   An AES encryption processor comprising:

a selector unit selecting an element of a state in response to row and column indices;

a S-box for obtaining a substitution value
5 with said selected element used as an index;

a coefficient table providing first to fourth coefficients in response to said row index;

first to fourth Galois field multiplexers
10 respectively computing first to fourth products, which are obtained by multiplication of said substitution value with first to fourth coefficients, respectively; and

an accumulator which accumulates the first
15 to fourth products to develop first to fourth elements of a designated column of a resultant state.

2.   The AES encryption processor according to claim 1, wherein said first to fourth coefficients are respectively set to {02}, {01}, {01}, and {03} in response to said row index
5 selecting a first row of said state, to {03}, {02}, {01}, and {01} in response to said row index selecting a second row of said state, to {01}, {03}, {02}, and {01} in response to said

'row' index selecting a third row of said state,

10 and to {01}, {01}, {03}, and {02} in response to

said row index selecting a fourth row of said

state.

3.   An AES encryption processor adapted to an

AES instruction including first and second

operands respectively selecting input and output

registers out of a register file, and an

5 immediate operand selecting a row of a state,

said AES encryption processor comprising:

a selector unit selecting an element of

said state in response to said first operand and

said immediate operand, said selected element

10 being stored in said input register;

a S-box for obtaining a substitution value

with said selected element used as an index;

a coefficient table providing first to

fourth coefficients in response to said immediate

15 operand;

first to fourth Galois field multiplexers

respectively computing first to fourth products,

which are obtained by multiplication of said

substitution value with first to fourth

20 coefficients, respectively; and

a storing unit for storing said first to

fourth products into said output register

selected by said second operand.

4.   The AES encryption processor according to claim 3, further comprising a processing unit adapted to implement XORing, wherein said AES encryption processor is further adapted to an XOR
5   instruction, and

wherein said processing unit implements XORing of values contained in two selected registers of said register file.

5.   The AES encryption processor according to claim 1, wherein said first to fourth coefficients are respectively set to {02}, {01}, {01}, and {03} in response to said row index
5   selecting a first row of said state, to {03}, {02}, {01}, and {01} in response to said row index selecting a second row of said state, to {01}, {03}, {02}, and {01} in response to said row index selecting a third row of said state,
10   and to {01}, {01}, {03}, and {02} in response to said row index selecting a fourth row of said state.

6.   An AES decryption processor comprising:
a selector unit selecting an element of a state in response to row and column indices;

an inverse S-box for obtaining a

5 substitution value with said selected element

used as an index;

a coefficient table providing first to

fourth coefficients in response to said row

index;

10 first to fourth Galois field multiplexers

respectively computing first to fourth products,

which are obtained by multiplication of said

substitution value with first to fourth

coefficients, respectively; and

15 an accumulator which accumulates the first

to fourth products to develop first to fourth

elements of a designated column of a resultant

state.

7. wherein said first to fourth coefficients

are respectively set to {02}, {01}, {01}, and

{03} in response to said row index selecting a

first row of said state, to {03}, {02}, {01}, and

5 {01} in response to said row index selecting a

second row of said state, to {01}, {03}, {02},

and {01} in response to said row index selecting

a third row of said state, and to {01}, {01},

{03}, and {02} in response to said row index

10 selecting a fourth row of said state..

8.   An AES decryption processor adapted to an
AES instruction including first and second
operands respectively selecting input and output
registers out of a register file, and an
5 immediate operand selecting a row of a state,
said AES decryption processor comprising:
        a selector unit selecting an element of
said state in response to said first operand and
said immediate operand, said selected element
10 being stored in said input register;
        a S-box for obtaining a substitution value
with said selected element used as an index;
        a coefficient table providing first to
fourth coefficients in response to said immediate
15 operand;
        first to fourth Galois field multiplexers
respectively computing first to fourth products,
which are obtained by multiplication of said
substitution value with first to fourth
20 coefficients, respectively; and
        a storing unit for storing said first to
fourth products into said output register
selected by said second operand.

9.   The AES decryption processor according to
claim 8, further comprising a processing unit
adapted to implement XORing, wherein said AES

decryption processor is further adapted to an XOR

5   instruction, and

        wherein said processing unit implements

XORing of values contained in two selected

registers of said register file.

10.   The AES encryption processor according to

claim 8, wherein said first to fourth

coefficients are respectively set to {02}, {01},

{01}, and {03} in response to said row index

5   selecting a first row of said state, to {03},

{02}, {01}, and {01} in response to said row

index selecting a second row of said state, to

{01}, {03}, {02}, and {01} in response to said

row index selecting a third row of said state,

10   and to {01}, {01}, {03}, and {02} in response to

said row index selecting a fourth row of said

state.

11.   An AES processor comprising:

        a first selector unit selecting an element

of a state in response to row and column indices;

        an inverse affine transformation circuit

5   applying an inverse affine transformation on said

selected element;

        a second selector unit selecting one out of

two data bytes consisting of said selected

element received from said first selector, and a

10   result of said inverse affine transformation

received said inverse affine transformation

circuit, wherein said selected element is

selected for encryption, while said result of

said inverse affine transformation is selected

15   for decryption;

an inverse determining unit obtaining a

multiplicative inverse of said selected data byte

received from said second selector;

an affine transformation circuit applying

20   an affine transformation on said obtained

multiplicative inverse;

a third selector unit selecting one of two

data bytes consisting of said multiplicative

inverse received from said inverse determining

25   unit, and a result of said affine transformation

received from affine transformation circuit,

wherein said result of said affine transformation

is selected for decryption, while said

multiplicative inverse is selected for

30   encryption;

a coefficient table providing first to

fourth coefficients in response to said row

index;

first to fourth Galois field multiplexers

35   respectively computing first to fourth products,

which are obtained by multiplication of said

substitution value with first to fourth

coefficients, respectively; and

an accumulator which accumulates the first

40　to fourth products to develop first to fourth

elements of a designated column of a resultant

state.

12.　　An AES processor adapted to an AES

instruction including first and second operands

respectively selecting input and output registers

out of a register file, and an immediate operand

 5　selecting a row of a state, said AES processor

comprising:

a first selector unit selecting an element

of said state in response said first operand and

said immediate operand, said selected element

10　being stored in said input register;

an inverse affine transformation circuit

applying an inverse affine transformation on said

selected element;

a second selector unit selecting one out of

15　two data bytes consisting of said selected

element received from said first selector, and a

result of said inverse affine transformation

received said inverse affine transformation

circuit, wherein said selected element is

20 selected for encryption, while said result of

said inverse affine transformation is selected

for decryption;

an inverse determining unit obtaining a

multiplicative inverse of said selected data byte

25 received from said second selector;

an affine transformation circuit applying

an affine transformation on said obtained

multiplicative inverse;

a third selector unit selecting one of two

30 data bytes consisting of said multiplicative

inverse received from said inverse determining

unit, and a result of said affine transformation

received from affine transformation circuit,

wherein said result of said affine transformation

35 is selected for decryption, while said

multiplicative inverse is selected for

encryption;

a coefficient table providing first to

fourth coefficients in response to said row

40 index;

first to fourth Galois field multiplexers

respectively computing first to fourth products,

which are obtained by multiplication of said

substitution value with first to fourth

45 coefficients, respectively; and

a storing unit for storing said first to

fourth products into said output register selected by said second operand.

13. The AES processor according to claim 12, further comprising a processing unit adapted to implement XORing, wherein said AES processor is further adapted to an XOR instruction, and

5   wherein said processing unit implements XORing of values contained in two selected registers of said register file..

14. An AES processor adapted to an AES instruction including first and second operands respectively selecting input and output registers out of a register file, and an immediate operand

5 selecting a row of a state(s), said AES processor comprising:

a plurality of AES processor cores respectively associated with a plurality of columns of said state(s); and

10   a coefficient table providing first to fourth coefficients in response to said immediate operand;

wherein each of said plurality of AES processor cores includes:

15   a first selector unit selecting an element of said state(s) in response said first

operand and said immediate operand, said selected

element being stored in said input register,

an inverse affine transformation circuit

20 applying an inverse affine transformation on said

selected element,

a second selector unit selecting one out

of two data bytes consisting of said selected

element received from said first selector, and a

25 result of said inverse affine transformation

received said inverse affine transformation

circuit, wherein said selected element is

selected for encryption, while said result of

said inverse affine transformation is selected

30 for decryption,

an inverse determining unit obtaining a

multiplicative inverse of said selected data byte

received from said second selector,

an affine transformation circuit

35 applying an affine transformation on said

obtained multiplicative inverse,

a third selector unit selecting one of

two data bytes consisting of said multiplicative

inverse received from said inverse determining

40 unit, and a result of said affine transformation

received from affine transformation circuit,

wherein said result of said affine transformation

is selected for decryption, while said

multiplicative inverse is selected for encryption,

45   first to fourth Galois field

multiplexers respectively computing first to

fourth products, which are obtained by

multiplication of said substitution value with

first to fourth coefficients, respectively, and

50   a storing unit for storing said first to

fourth products into said output register

selected by said second operand.